View 74VHC132MTCXNL_55335.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

74VHC132 Quad 2-Input NAND Schmitt Trigger
September 1995 Revised February 2005
74VHC132 Quad 2-Input NAND Schmitt Trigger
General Description
The VHC132 is an advanced high speed CMOS 2-input NAND Schmitt Trigger Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to Bipolar Schottky TTL while maintaining the CMOS low power dissipation. Pin configuration and function are the same as the VHC00 but the inputs have hysteresis between the positive-going and negative-going input thresholds, which are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Thus greater noise margin then conventional gates is provided. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.
Features
s High Speed: tPD
3.9 ns (typ) at VCC
5V 25qC
s Power down protection is provided on all inputs s Low power dissipation: ICC s Low noise: VOLP
2 PA (max) at TA
0.8 V (max)
s Pin and function compatible with 74HC132
Ordering Code:
Order Number 74VHC132M 74VHC132SJ 74VHC132MTC 74VHC132MTCX_NL (Note 1) 74VHC132N Package Number M14A M14D MTC14 MTC14 N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B. Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
(c) 2005 Fairchild Semiconductor Corporation
DS012124
www.fairchildsemi.com
74VHC132
Connection Diagram
Logic Diagram
Truth Table Pin Descriptions
Pin Names An, Bn Yn Description Inputs Outputs A L L H H B L H L H Y H H H L
www.fairchildsemi.com
2
74VHC132
Absolute Maximum Ratings(Note 2)
Supply Voltage (VCC) DC Input Voltage (VIN) DC Output Voltage (VOUT) Input Diode Current (IIK) Output Diode Current (IOK) DC Output Current (IOUT) DC VCC/GND Current (ICC) Storage Temperature (TSTG) Lead Temperature (TL) (Soldering, 10 seconds) 260qC
0.5V to 7.0V 0.5V to 7.0V 0.5V to VCC 0.5V 20 mA r20 mA r25 mA r50 mA 65qC to 150qC
Recommended Operating Conditions (Note 3)
Supply Voltage (VCC) Input Voltage (VIN) Output Voltage (VOUT) Operating Temperature (TOPR) 2.0V to 5.5V 0V to 5.5V 0V to VCC
40qC to 85qC
Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications. Note 3: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Symbol VP Positive Threshold Voltage VN Negative Threshold Voltage VH Hysteresis Output Voltage VOH HIGH Level Output Voltage Parameter VCC (V) 3.0 4.5 5.5 3.0 4.5 5.5 3.0 4.5 5.5 2.0 3.0 4.5 3.0 4.5 VOL LOW Level Output Voltage 2.0 3.0 4.5 3.0 4.5 IIN ICC Input Leakage Current Quiescent Supply Current 0-5.5 5.5 0.90 1.35 1.65 0.30 0.40 0.50 1.9 2.9 4.4 2.58 3.94 0.0 0.0 0.0 0.1 0.1 0.1 0.36 0.36 2.0 3.0 4.5 1.20 1.40 1.60 TA Min 25qC Typ Max 2.20 3.15 3.85 0.90 1.35 1.65 0.30 0.40 0.50 1.9 2.9 4.4 2.48 3.80 0.1 0.1 0.1 0.44 0.44 V IOL IOL VIN VIN 4 mA 8 mA V VIN VIH or VIL V IOH IOH IOL V 1.20 1.40 1.60 VIN VIH or VIL IOH V V TA
40qC to 85qC
Max 2.20 3.15 3.85
Units
Conditions
Min
V
50 PA
4 mA 8 mA
50 PA
r0.1
2.0
r1.0
20.0
PA PA
5.5V or GND VCC or GND
3
www.fairchildsemi.com
74VHC132
Noise Characteristics
Symbol VOLP (Note 4) VOLV (Note 4) VIHD (Note 4) VILD (Note 4) Parameter Quiet Output Maximum Dynamic VOL Quiet Output Maximum Dynamic VOL Maximum HIGH Level Dynamic Input Voltage Maximum LOW Level Dynamic Input Voltage 5.0 1.5 V CL 50 pF 5.0 3.5 V CL 50 pF 5.0 VCC (V) 5.0 TA Typ 0.3 25qC Limit 0.8 Units V V CL CL 50 pF 50 pF Conditions
0.3
0.8
Note 4: Parameter guaranteed by design
AC Electrical Characteristics
Symbol tPHL tPLH 5.0 r 0.5 CIN CPD Input Capacitance Power Dissipation Capacitance
Note 5: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: ICC (opr.) CPD * VCC * IIN I CC/4 (per gate)
Parameter Propagation Delay
VCC (V) 3.3 r 0.3
TA Min
25qC Typ 6.1 8.0 3.9 5.9 4 16 Max 11.9 15.4 7.7 9.7 10
TA
40qC to 85qC
Max 14.0 17.5 9.0 11.0 10 1.0 1.0 1.0 1.0
Min
Units ns ns pF pF CL CL CL CL VCC
Conditions 15 pF 50 pF 15 pF 50 pF Open
(Note 5)
www.fairchildsemi.com
4
74VHC132
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A
5
www.fairchildsemi.com
74VHC132
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D
www.fairchildsemi.com
6
74VHC132
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14
7
www.fairchildsemi.com
74VHC132 Quad 2-Input NAND Schmitt Trigger
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com

▲Up To Search▲

Price & Availability of 74VHC132MTCXNL

	To Download 74VHC132MTCXNL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .